

2-15-02
CERTIFIED COPY OF
PRIORITY DOCUMENT

jc997 U.S. PTO
10/025085
12/19/01


REGISTRY OF PATENTS
SINGAPORE

This is to certify that the annexed is a true copy of the following
Singapore patent application as filed in this Registry.

Date of Filing : 28 AUGUST 2001

Application Number : 200105179-6

Applicant(s) : INSTITUTE OF MICROELECTRONICS

Title of Invention : METHOD FOR PREVENTING
PHOTORESIST POISONING IN
SEMICONDUCTOR FABRICATION



Sharmaine Wu Shee Mei
Assistant Registrar
for REGISTRAR OF PATENTS
SINGAPORE

**SINGAPORE
PATENTS ACT
(CHAPTER 221)
PATENTS RULES**

*The Registrar of Patents
Registry of Patents*

**200105179-6
24 AUG 2001**

**REQUEST FOR THE GRANT OF A PATENT
THE GRANT OF A PATENT IS REQUESTED BY THE UNDERSIGNED ON THE BASIS OF THE PRESENT
APPLICATION**

<i>I. Title of Invention</i>	Method For Preventing Photoresist Poisoning In Semiconductor Fabrication	
<i>II. Applicant(s) (See note 2)</i>	<i>(a) Name</i>	Institute of MicroElectronics
	<i>Body Description/ Residency</i>	A company incorporated under the laws of Singapore
	<i>Street Name & Number</i>	11 Science Park Road, Singapore Science Park II
	<i>City</i>	Singapore 117685
	<i>State</i>	
	<i>Country</i>	Singapore
	<i>(b) Name</i>	
	<i>Body Description/ Residency</i>	
	<i>Street Name & Number</i>	
	<i>City</i>	
<i>State</i>		
<i>Country</i>		
<i>(c) Name</i>		
<i>Body Description/ Residency</i>		
<i>Street Name & Number</i>		
<i>City</i>		
<i>State</i>		
<i>Country</i>		

24 AUG 2001
200105179-6

<i>III. Declaration of Priority (see note 3)</i>	<i>Country/Country Designated</i>		<i>File no.</i>	
	<i>Filing Date</i>			
	<i>Country/Country Designated</i>		<i>File no.</i>	
	<i>Filing Date</i>			
	<i>Country/Country Designated</i>		<i>File no.</i>	
	<i>Filing Date</i>			
<i>IV. Inventors (See note 4)</i>				
(a) <i>The applicant(s) is/are the sole/joint inventor(s).</i>	<input type="checkbox"/> X	<i>Yes</i>	<input type="checkbox"/> X	<i>No</i>
(b) <i>A statement on Patents Form 8 is/will be furnished.</i>				
<i>V. Name of Agent (if any) (See note 5)</i>	Axis Intellectual Capital Pte Ltd			
<i>VI. Address for Service (See note 6)</i>	<i>Block/Hse No</i>		<i>Level No</i>	
	<i>Unit No/PO Box</i>	19B	<i>Postal Code</i>	089602
	<i>Street Name</i>	Duxton Hill		
	<i>Building Name</i>			
<i>VII. Claiming an earlier filing date under section 20(3), 26(6) or 47(4). (See note 7)</i>	<i>Application No</i>			
	<i>Filing Date</i>			
	[Please tick in the relevant space provided]:			
(<input type="checkbox"/>) Proceeding under rule 27(1)(a). Date on which the earlier application was amended = _____ or _____ (<input type="checkbox"/>) Proceeding under rule 27(1)(b).				

24 AUG 2001

200105179-6

<p>VIII. Invention has been displayed at an International Exhibition (See note 8)</p>	<input type="checkbox"/> Yes <input checked="" type="checkbox"/> No															
<p>IX. Section 114 requirements (See note 9)</p>	<p>The invention relates to and/or used a micro-organism deposited for the purposes of disclosure in accordance with section 114 with a depository authority under the Budapest Treaty.</p> <input type="checkbox"/> Yes <input checked="" type="checkbox"/> No															
<p>X. Check List (To be filled in by applicant or agent)</p>	<p>A. The application contains the following number of sheet(s):-</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">1. Request</td> <td style="width: 10%; text-align: center;">4</td> <td style="width: 30%;">sheets</td> </tr> <tr> <td>2. Description</td> <td style="text-align: center;">9</td> <td>sheets</td> </tr> <tr> <td>3. Claim(s).</td> <td style="text-align: center;">3</td> <td>sheets</td> </tr> <tr> <td>4. Drawing(s).</td> <td style="text-align: center;">4</td> <td>sheets</td> </tr> <tr> <td>5. Abstract.</td> <td style="text-align: center;">1</td> <td>sheets</td> </tr> </table>	1. Request	4	sheets	2. Description	9	sheets	3. Claim(s).	3	sheets	4. Drawing(s).	4	sheets	5. Abstract.	1	sheets
	1. Request	4	sheets													
2. Description	9	sheets														
3. Claim(s).	3	sheets														
4. Drawing(s).	4	sheets														
5. Abstract.	1	sheets														
<p>B. The application as filed is accompanied by:-</p> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 60%;">1. Priority document</td> <td style="width: 10%; text-align: center;">No</td> <td style="width: 30%; background-color: #cccccc;">[Redacted]</td> </tr> <tr> <td>2. Translation of priority document</td> <td style="text-align: center;">No</td> <td style="background-color: #cccccc;">[Redacted]</td> </tr> <tr> <td>3. Statement of Inventorship & right to grant</td> <td style="text-align: center;">Yes</td> <td style="background-color: #cccccc;">[Redacted]</td> </tr> <tr> <td>4. International Exhibition Certificate</td> <td style="text-align: center;">No</td> <td style="background-color: #cccccc;">[Redacted]</td> </tr> </table>	1. Priority document	No	[Redacted]	2. Translation of priority document	No	[Redacted]	3. Statement of Inventorship & right to grant	Yes	[Redacted]	4. International Exhibition Certificate	No	[Redacted]				
1. Priority document	No	[Redacted]														
2. Translation of priority document	No	[Redacted]														
3. Statement of Inventorship & right to grant	Yes	[Redacted]														
4. International Exhibition Certificate	No	[Redacted]														
<p>XI. Signature(s) (See note 10)</p>	<p>Applicant (a)</p> <p>Date</p> <p><i>[Signature]</i> 24 AUG 2001</p>															
	<p>Applicant (b)</p> <p>Date</p>															
	<p>Applicant (c)</p> <p>Date</p>															

24 AUG 2001
200105179-6

NOTES:

1. This form when completed, should be brought or sent to the Registry of Patents together with the prescribed fee and 3 copies of the description of the invention, and of any drawings.
2. Enter the name and address of each applicant in the spaces provided at paragraph II. Names of individuals should be indicated in full and the surname or family name should be underlined. The names of all partners in a firm must be given in full. The place of residence of each individual should also be furnished in the space provided. Bodies corporate should be designated by their corporate name and country of incorporation and, where appropriate, the state of incorporation within that country should be entered where provided. Where more than 3 applicants are to be named, the names and address of the fourth and any further applicants should be given on a separate sheet attached to this form together with the signature of each of these further applicants.
3. The declaration of priority at paragraph III should state the date of the previous filing, the country in which it was made, and indicate the file number, if available. Where the application relied upon in an International Application or a regional patent application e.g. European patent application, one of the countries designated in that application [being one falling under the Patents (Convention Countries) Order] should be identified and the name of that country should be entered in the space provided.
4. Where the applicant or applicants is/are the sole inventor or the joint inventors, paragraph IV should be completed by marking the 'YES' Box in the declaration (a) and the 'NO' Box in the alternative statement (b). Where this is not the case, the 'NO' Box in declaration (a) should be marked and a statement will be required to be filed on Patents Form 8.
5. If the applicant has appointed an agent to act on his behalf, the agent's name should be indicated in the spaces available at paragraph V.
6. An address for service in Singapore to which all documents may be sent must be stated at paragraph VI. It is recommended that a telephone number be provided if an agent is not appointed.
7. When an application is made by virtue of section 20(3), 26(6) or 47(4), the appropriate section should be identified at paragraph VII and the number of the earlier application or any patent granted thereon identified. Applicants proceeding under section 26(6) should identify which provision in rule 27 they are proceeding under. If the applicants are proceeding under rule 27(1)(a), they should also indicate the date on which the earlier application was amended.
8. Where the applicant wishes an earlier disclosure of the invention by him at an International Exhibition to be disregarded in accordance with section 14(4)(c), then the 'YES' Box at paragraph VIII should be marked. Otherwise the 'NO' Box should be marked.
9. Where in disclosing the invention the application refers to one or more micro-organisms deposited with a depository authority under the Budapest Treaty, then the 'YES' Box at paragraph IX should be marked. Otherwise the 'NO' Box should be marked.
10. Attention is drawn to rules 90 and 105 of the Patent Rules. Where there are more than 3 applicants, see also Note 2 above.
11. Applicants resident in Singapore are reminded that if the Registry of Patents considers that an application contains information the publication of which might be prejudicial to the defence of Singapore or the safety of the public, it may prohibit or restrict its publication or communication. Any person resident in Singapore and wishing to apply for patent protection in other countries must first obtain permission from the Singapore Registry of Patents unless they have already applied for a patent for the same invention in Singapore. In the latter case, no application should be made overseas until at least 2 months after the application has been filed in Singapore.

For Official Use

Application Filing Date: / /

Request received on : / /

Fee received on : / /

Amount :

*Cash/Cheque/Money Order No:

*Delete whichever is inapplicable

Method For Preventing Photoresist Poisoning In Semiconductor Fabrication

Field Of Invention

The invention relates generally to integrated circuit manufacture. In particular, the invention relates to photolithographic patterning in which photoresist poisoning occurs during exposure and development of photoresist.

Background

During fabrication of microelectronic semiconductor devices on a wafer substrate to form an integrated circuit (IC), various conductive and insulation materials are deposited on the wafer substrate in a selective sequence for forming stacked layers of conductive and insulation materials.

Typically, a first conductive layer is disposed on a wafer substrate which is separated by a first level insulation, consisting of at least one insulation layer, from a second conductive layer stacked on top of the first level insulation. The second conductive layer may be in turn separated by a second level insulation, consisting of at least one insulation layer, from a third conductive layer stacked on top of the second level insulation. This alternating way of stacking the conductive and insulation materials continues for as many layers as is required in the IC. The conductive layers form a conductive pattern consonant with the IC design for interconnecting microelectronic semiconductor devices in the IC, in which the conductive layers are interconnected through the various levels of insulation by apertures or vias and trenches filled with conductive material.

To form the interconnections in the conductive pattern, photolithographic patterning is applied followed by etching for removing portions of the insulation layers for creating vias and trenches. During photolithographic patterning, a material that is light transmissible and photoreactive is deposited on the insulation layers to be etched. Ultra violet (UV) light is then selectively directed to portions of the photoresist layer using a mask, and the portions of the photoresist exposed to the UV light then undergo

photochemical reactions. The photoresist layer is then developed whereby the soluble portions of the photoresist layer are dissolved and removed, therefore leaving behind a pattern of photoresist forming a mask for subsequence etching processes. A material known as bottom antireflective coating (BARC) is typically deposited beneath the photoresist layer for absorbing the UV light so as to minimise the reflection of the UV light back into the photoresist layer for ensuring uniform photochemical reactions in the photoresist layer.

Conventional approaches to laying the conductive pattern, more specifically the interconnecting vias and trenches, include the via-first dual damascene process. Such a process includes the steps described hereinafter.

In a first step, a first level insulation consisting of at least one insulation layer is deposited on an underlying semiconductor wafer substrate with a first conductive layer, and then depositing a first layer of BARC on the first level insulation. This is followed by the deposition of a first photoresist layer on the first layer of BARC, which is in turn followed by photolithographic exposure and development of the first photoresist layer for patterning a first photoresist mask on the various stacked layers. During the patterning process, an aperture is opened in the first photoresist layer over a position in the first level insulation where a via is required for providing interconnection between conductive layers.

In a second step, the first level insulation is subject to etching using the first photoresist pattern as a mask for forming the via and exposing the underlying first conductive layer, which is in turn followed by the stripping of the first photoresist layer and the first layer of BARC.

In a third step, a second layer of BARC is deposited on the first level insulation, followed by the deposition of a second photoresist layer on the second layer of BARC. This is in turn followed by photolithographic exposure and development of the second photoresist layer for patterning a second photoresist mask on the various stacked layers. During the patterning process, a wider aperture is opened in the second photoresist

layer surrounding the via where a trench is required for providing interconnection between conductive layers.

In a fourth step, the first level insulation is further subject to etching using the second photoresist pattern as a mask for forming the trench, which is in turn followed by the stripping of the second photoresist layer and the second layer of BARC.

In applying the foregoing steps in the via-first dual damascene process, vias and trenches may be formed for interconnecting the conductive layers in an IC with microelectronic semiconductor devices.

Although the via-first scheme is most popular for dual damascene processing using conventional dielectric materials in the insulation layers, there are problems associated with the use of low-K dielectric materials in the insulation layers. The problems arise because of photoresist poisoning that occurs in relation to vias as shown in Figures 1a to 1c, in which Figure 1a is a plan view of the photoresist layer pattern containing trenches exposed and developed using the conventional via-first scheme and Figures 1b and 1c are sectional views of the via during photoresist layer deposition and after development thereof, respectively. Photoresist poisoning causes photoresist layer pattern deformation 101 and 102 around and within the vias, in particular at isolated geometries or pattern edges of trenches 103 and 104 surrounding the vias. This happens because photoresist poisoning causes the photoresist to be undeveloped as a result of reactive substances out-diffusing from the low-K dielectric materials 106 to the photoresist 107 filling the vias during deposition of the second photoresist layer 108 in the foregoing third step of the via-first dual damascene processing. This leads to the incomplete removal of the photoresist filling the vias during the development of the second photoresist layer 108, thereby leaving behind photoresist residue 109. This in turn results in the incomplete etching of the insulation layers thereby generating the defects of undefined patterns around the vias which sometimes leads to the incomplete exposure of the first conductive layer 110.

Due to the difficulty in removing the photoresist residue which is caused by photoresist poisoning from interaction between the photoresist and low-K materials, alternative dual damascene processes such as the dual hard mask trench-first scheme may be used to replace the via-first scheme for the dual damascene process involving low-K dielectric materials. The dual hard mask trench-first scheme initially involves the generation of the trench patterns on the hard mask first, followed by the via photoresist patterning on the hard mask. Then the dual hard mask trench-first scheme involves etching the low-K dielectric materials to generate the damascene pattern and then removing the photoresist on top at the same time. In applying this scheme the photoresist poisoning problems may be alleviated, but the trade-off is that the dual damascene process becomes far more complex and therefore expensive as the number of steps increase.

There is clearly a need for an improved method for photolithographic patterning for facilitating the via-first dual damascene scheme of patterning conductive layers during the fabrication of microelectronic semiconductor devices for IC manufacture.

Summary

In accordance with a first aspect of the invention, there is described hereinafter in a via-first dual damascene process involving the use of a low-K dielectric material as an insulation layer on a wafer substrate during the fabrication of an integrated circuit, a method for photolithographic patterning. The method comprises the steps of filling an aperture etched into an insulation layer on a wafer substrate with a fill-in material for isolating the insulation layer from a photoresist layer deposited thereafter and depositing a photoresist layer on the insulation layer. The method further comprises the steps of exposing and developing the photoresist layer for providing a photoresist mask pattern for subsequent etching of the insulation layer; and removing the fill-in material from the aperture.

In accordance with a second aspect of the invention, there is described hereinafter in an integrated circuit manufactured using a via-first dual damascene process and having a low-K dielectric material as an insulation layer on a wafer substrate, a

photolithographic pattern. The pattern comprises an aperture etched into an insulation layer on a wafer substrate filled with a fill-in material for isolating the insulation layer from a photoresist layer deposited thereafter. The pattern also comprises a photoresist layer deposited on the insulation layer, in which the photoresist layer is exposed and developed for providing a photoresist mask pattern for subsequent etching of the insulation layer.

Brief Description Of The Drawings

Embodiments of the invention are described hereinafter with reference to the drawings, in which:

Figure 1a is a plan view of a photoresist layer pattern containing trenches exposed and developed using a conventional via-first dual damascene scheme, and Figures 1b and 1c are sectional views of a via during photoresist layer deposition and after development thereof, respectively;

Figure 2 is a flowchart depicting a method of photolithographic patterning according to an embodiment of the invention;

Figure 3a is a plan view of a photoresist layer pattern containing trenches exposed and developed using a via-first dual damascene scheme involving the method of Figure 2, and Figures 3b and 3c are sectional views of a via during photoresist layer deposition and after development thereof, respectively;

Figure 4 is a sectional view of a via during photoresist layer deposition involving a method according to an alternative embodiment of the invention; and

Figure 5 is a sectional view of a via during photoresist layer deposition involving a method according to an further alternative embodiment of the invention.

Detailed Description

Embodiments of the invention are described hereinafter for addressing the need for an improved method for photolithographic patterning for facilitating the via-first dual damascene scheme of patterning conductive layers during the fabrication of microelectronic semiconductor devices for IC manufacture.

In order to alleviate the foregoing photoresist poisoning problems, it is proposed herein that an exposed photoresist is sufficiently isolated from the source of contamination, such as a low-K dielectric material, which may generate the caustic molecules in the photoresist. For example, full-filling a via with BARC that is used to planarize a wafer substrate and enhance the photolithographic process window, which is a window within which the process of photolithographic patterning is repeatable with acceptable results, is proposed herein for implementation in a method for photolithographic patterning according to an embodiment of the invention for alleviating photoresist poisoning in relation to the via-first dual damascene scheme involving low-K material. In the method, BARC is used to fully fill a via and therefore the exposed photoresist is sufficiently isolated by the full-fill BARC thereby preventing the diffusion of caustic molecules from the low-K dielectric material into the photoresist. Thus the photoresist may be completely developed for defining trench patterns. As a further example, any fill-in material which does not react with contaminants from the low-K dielectric material, for example any water soluble top antireflective coating such as aquaTAR, that is easily removed by using a solvent, for example de-ionised water, or other processes, may also be used to fully fill the via, as shown in Figure 4, before depositing the BARC in a method for photolithographic patterning according to an alternate embodiment of the invention. This may improve the etching difficulties attendant on removing BARC from the via and still provide photoresist isolation from low-K dielectric material. As a yet further example, conformal BARC of thickness 800 to 2000 angstroms, preferably 1000 to 1200 angstroms, spun onto the wafer substrate may be deposited on the walls of the via, which is then subsequently filled with photoresist during photoresist deposition, as shown in Figure 5, in a method according to a further alternate embodiment of the invention.

The advantages of the foregoing methods are manifold, especially since the methods may be used in accordance with the via-first dual damascene scheme. In the methods, lesser numbers of process steps than in the conventional trench-first hard mask dual damascene process are necessary because there is no need for the deposition and removal of hard mask and therefore the integration work is simpler. Also, the via-first process flow involves much lower cost compared with trench-first process flow. Furthermore, the methods involve simpler and better process controls in relation to alignment and etch profiles. This is because in the trench-first hard mask dual damascene process alignment of one pattern to another pattern and measurement of pattern overlay pose a challenge, and the smoothness of the edge and the verticalness of the side wall of the etched layers is simpler and easier to optimise in the case of the via-first dual damascene process. Still further, other than the alleviation of photoresist poisoning, applying the full-fill BARC or BARC over other fill-in materials to vias may provide a larger photolithographic process window in relation to photoresist profile and critical dimension control. The photoresist profile relates to the printed photoresist feature's edge smoothness and side wall verticalness, while the critical dimension control relates to how much control is gained on the printed or etched critical dimensions.

The methods are described generally with reference to a flowchart shown in Figure 2. In a step 202, a first level insulation, for example consisting of two low-K dielectric layers (as shown in Figures 3b and 3c), is deposited on an underlying semiconductor wafer substrate with a first conductive layer, and then depositing a first layer of BARC on the first level insulation. This is followed by the deposition of a first photoresist layer on the first layer of BARC, which is in turn followed by photolithographic exposure and development of the first photoresist layer for patterning a first photoresist mask on the various stacked layers. During the patterning process, an aperture is opened in the first photoresist layer over a position in the first level insulation where a via is required for providing interconnection between conductive layers.

In a step 204, the first level insulation is subject to etching using the first photoresist pattern as a mask for forming the via and exposing the underlying first conductive

layer, which is in turn followed by the stripping of the first photoresist layer and the first layer of BARC.

In a step 206, the via is filled with BARC or other fill-in material using a conventional deposition technique to full-fill the via for preventing the photoresist from filling the via and contacting the low-K dielectric layers in a next step 208. Alternatively, the walls of via is lined with conformal BARC and the remaining space in the via subsequently filled with photoresist in the next step 208. At the same time or separately depending on the BARC deposition technique, a second layer of BARC is deposited on the first level insulation and the full-filled via in some instances, and in other instances conformal BARC is deposited on the first level insulation only.

In the step 208, a second photoresist layer is deposited on the second layer of BARC. Where there is remaining space in the via after being lined with conformal BARC, the second photoresist layer also extends into the via. This is in turn followed by photolithographic exposure and development of the second photoresist layer for patterning a second photoresist mask on the various stacked layers. During the patterning process, a wider aperture is opened in the second photoresist layer surrounding the via where a trench is required for providing interconnection between conductive layers. The fill-in material in the via is removed in the case where the via is fully filled with BARC or other fill-in material, and in the case where conformal BARC is used the conformal BARC is stripped from the wall of the via.

In a step 210, the first level insulation is further subject to etching using the second photoresist pattern as a mask for forming the trench, which is in turn followed by the stripping of the second photoresist layer and the second layer of BARC.

In applying the foregoing steps in the via-first dual damascene process, vias and trenches may be formed for interconnecting the conductive layers in an IC with microelectronic semiconductor devices.

The problems attendant on the conventional via-first scheme for dual damascene processing using low-K dielectric materials in the insulation layers are alleviated using the foregoing steps. The photoresist poisoning that is alleviated is evidenced in Figures 3a to 3c, in which Figure 3a is a plan view of the photoresist layer pattern containing trench exposed and developed using the via-first scheme involving the foregoing methods and Figures 3b and 3c are sectional views of the via during photoresist layer deposition and after development thereof, respectively. Photoresist poisoning that causes photoresist layer pattern deformation is absent from via positions 301 and 302 at isolated geometries or pattern edges of trenches 303 and 304 surrounding the vias. The photoresist poisoning that causes any photoresist in the via to be undeveloped as a result of reactive substances out-diffusing from the low-K dielectric materials 306 to the photoresist is prevented as the via is now filled with BARC 307 in the foregoing step 206 before the deposition of the second layer of BARC 308 and the second photoresist layer 309. Alternatively as shown in Figures 4 and 5 respectively, undeveloped photoresist in conventional situations is prevented as the via is now filled with any fill-in material 407 that does not react with the contaminants from the low-K material, or partially filled with photoresist in remaining space 507 that is isolated from the low-K material by the conformal BARC 508 lining the walls of the via. This enables the complete removal of the exposed portion 310 of the photoresist for forming aperture 311, 411, or 511 in the photoresist layer 309, 409, or 509. This in turn enables the complete etching of the insulation layers thereby generating highly defined patterns around the vias that now leads to the complete exposure of the first conductive layer 312, 412 or 512.

In the foregoing manner, methods for photolithographic patterning according to embodiments of the invention for addressing the foregoing problems associated with conventional via-first dual damascene schemes involving low-K dielectric materials are described. Although only a number of embodiments of the invention are disclosed, it will be apparent to one skilled in the art in view of this disclosure that numerous changes and/or modification can be made without departing from the scope and spirit of the invention.

Claims

1. In a via-first dual damascene process involving the use of a low-K dielectric material as an insulation layer on a wafer substrate during the fabrication of an integrated circuit, a method for photolithographic patterning comprising the steps of:
 - filling an aperture etched into an insulation layer on a wafer substrate with a fill-in material for isolating the insulation layer from a photoresist layer deposited thereafter;
 - depositing a photoresist layer on the insulation layer;
 - exposing and developing the photoresist layer for providing a photoresist mask pattern for subsequent etching of the insulation layer; and
 - removing the fill-in material from the aperture.
2. The method as in claim 1, wherein the step of filling the aperture comprises the step of full filling the aperture.
3. The method as in claim 2, wherein the step of full filling the aperture comprises the step of full filling the aperture with antireflective coating.
4. The method as in claim 2, wherein the step of full filling the aperture comprises the step of full filling the aperture with a solvent based fill-in material.
5. The method as in claim 4, wherein the step of full filling the aperture with the solvent based fill-in material comprises the step of full filling the aperture with a water soluble fill-in material such as top antireflective coating.
6. The method as in claim 1, wherein the step of filling the aperture comprises the step of partially filling the aperture.
7. The method as in claim 6, wherein the step of partially filling the aperture comprises the step of lining the walls of the aperture.

8. The method as in claim 7, wherein the step of lining the walls of the aperture comprises the step of lining the walls of the aperture with conformal antireflective coating.
9. The method as in claim 8, wherein the step of lining the walls of the aperture with conformal antireflective coating comprises the step of lining the walls of the aperture with conformal antireflective coating to a thickness of 800 to 2000 angstroms.
10. The method as in claim 8, wherein the step of lining the walls of the aperture with conformal antireflective coating comprises the step of spinning onto the walls of the aperture the conformal antireflective coating.
11. In an integrated circuit manufactured using a via-first dual damascene process and having a low-K dielectric material as an insulation layer on a wafer substrate, a photolithographic pattern comprising:
 - an aperture etched into an insulation layer on a wafer substrate filled with a fill-in material for isolating the insulation layer from a photoresist layer deposited thereafter; and
 - a photoresist layer deposited on the insulation layer, in which the photoresist layer is exposed and developed for providing a photoresist mask pattern for subsequent etching of the insulation layer.
12. The pattern as in claim 11, wherein the aperture is fully filled.
13. The pattern as in claim 12, wherein the aperture is fully filled with antireflective coating.
14. The pattern as in claim 12, wherein the aperture is fully filled with a solvent based fill-in material.
15. The pattern as in claim 14, wherein the aperture is fully filled with a water soluble fill-in material such as top antireflective coating.

16. The pattern as in claim 11, wherein the aperture is partially filled.
17. The pattern as in claim 16, wherein the aperture is partially filled by lining the walls of the aperture.
18. The pattern as in claim 17, wherein the aperture is partially filled by lining the walls of the aperture with conformal antireflective coating.
19. The pattern as in claim 18, wherein the walls of the aperture is lined with conformal antireflective coating to a thickness of 800 to 2000 angstroms.
20. The pattern as in claim 18, wherein the conformal antireflective coating lining the walls of the aperture is spun onto the walls of the aperture.

Method For Preventing Photoresist Poisoning In Semiconductor Fabrication**Abstract**

A method for photolithographic patterning in a via-first dual damascene process involving the use of a low-K dielectric material as an insulation layer on a wafer substrate during the fabrication of an integrated circuit is described. The method includes filling an aperture etched into an insulation layer on a wafer substrate with a fill-in material for isolating the insulation layer from a photoresist layer deposited thereafter and depositing a photoresist layer on the insulation layer. The method further includes exposing and developing the photoresist layer for providing a photoresist mask pattern for subsequent etching of the insulation layer; and removing the fill-in material from the aperture.

Figures 3a to 3c




Figure 1a





Figure 1b

Figure 1c

**Figure 2**





Figure 3c




Figure 5




Figure 4